Atty Dkt No.: ROC920010208US1 Express Mail No. EL913563804US

WHAT IS CLAIMED IS:

1. An Arithmetic and Logic Unit (ALU), comprising:

at least first and second sub-ALUs, each of the first and second sub-ALUs including a plurality of slices wherein the slices of the first and second sub-ALUs are interleaved.

- The ALU of claim 1 wherein the slices of the first and second sub-ALUs are bitslices.
- The ALU of claim 2 wherein each of the bitslices of the first sub-ALU includes a gate configured to perform a logical operation.
- The ALU of claim 3 wherein the gate is configured to receive two input bits and generate one output bit.
- The ALU of claim 3 wherein the logical operation is logical AND operation.
- The ALU of claim 2 wherein the bitslices of the first sub-ALU are connected in series.
- 7. The ALU of claim 6 wherein the bitslices of the second sub-ALU are connected in series.
- 8. The ALU of claim 6 wherein each of the bitslices of the first sub-ALU includes an adder configured to add at least two bits to generate a carry bit to a next consecutive bitslice of the first sub-ALU.
- The ALU of claim 2, wherein each pair of adjacent bitslices of the ALU comprises a first bitslice of the first sub-ALU and a second bitslice of the second sub-ALU; and wherein:

Atty Dkt No.: ROC920010208US1 Express Mail No. EL913563804US

the first bitslice has a first input and a first output, a second bitslice has a second input and a second output; and

the first output is connected to the second input, and the second output is connected to the first input.

- The ALU of claim 1 wherein the slices of the first and second sub-ALUs are function slices.
- 11. The ALU of claim 10 wherein the function slices of the first sub-ALU are connected in series and the function slices of the second sub-ALU are connected in series.
- 12. A method for implementing at least first and second sub-ALUs to form an ALU, each of the first and second sub-ALUs including a plurality of slices, the method comprising:

interleaving the slices of the first and second sub-ALUs.

- The method of claim 12 wherein the slices of the first and second sub-ALUs are bitslices.
- 14. The method of claim 13 further comprising connecting the bitslices of the first sub-ALU in series.
- The method of claim 14 further comprising connecting the bitslices of the second sub-ALU in series.
- 16. The method of claim 13, wherein each pair of adjacent bitslices of the ALU comprises a first bitslice of the first sub-ALU and a second bitslice of the second sub-ALU, and further comprising:

providing a first input and a first output for the first bitslice; providing a second input and a second output for the second

bitslice:

connecting the first output to the second input; and connecting the second output to the first input.

- The method of claim 12 wherein the slices of the first and second sub-ALUs are function slices.
- 18. The method of claim 17 further comprising connecting the function slices of the first sub-ALU in series and connecting the function slices of the second sub-ALU in series.
- 19. A method for implementing at least first and second ALUs, the first ALU having a first input side and a first output side, the second ALU having a second input side and a second output side, the method comprising:
- arranging the first and second ALUs using one of first and second arrangements, wherein the first arrangement comprises arranging the first output side closer to the second output side than to the second input side, the second arrangement comprises arranging the first input side closer to the second input side than to the second output side.
- The method of claim 19 wherein arranging the first and second ALUs comprises using the first arrangement.
- The method of claim 19 further comprising:
- connecting a first output of the first ALU to a first input of the second ALU; and
- connecting a second output of the second ALU to a second input of the first ALU.
- 22. The method of claim 19 wherein each of the first and second ALUs has at least first and second sub-ALUs, each of the first and second sub-ALUs including a plurality of slices wherein the slices of the first and second sub-ALUs are interleaved.
- 23. A digital circuit, comprising at least first and second ALUs, the first ALU having a first input side and a first output side, the second ALU having a

Atty Dkt No.: ROC920010208US1 Express Mail No. EL913563804US

second input side and a second output side, wherein the first and second ALUs are arranged in one of first and second arrangements, wherein

in the first arrangement, the first output side is closer to the second output side than to the second input side, and

in the second arrangement, the first input side is closer to the second input side than to the second output side.

- 24. The digital circuit of claim 23 wherein a first output of the first ALU is connected to a first input of the second ALU and a second output of the second ALU is connected to a second input of the first ALU.
- 25. The digital circuit of claim 23 wherein each of the first and second ALUs has at least first and second sub-ALUs, each of the first and second sub-ALUs including a plurality of slices wherein the slices of the first and second sub-ALUs are interleaved.
- 26. The digital circuit of claim 23 wherein the slices of the first and second sub-ALUs comprises one of bitslices and function slices.